neha270290
For the arithmetic right shift operation ni verilog, its crating error in synthesis in cadence. so can u suggest me the logic for performing arithmetic right shift?
it would be really helping
it would be really helping